Zynq SOC Ramp UP.

SOC design leverages Zynq Programmable System (PS) peripherals such as Ethernet/DDR/USB//SPI/I2C generic interfaces.
By using the ARM AMBA AXI<https://en.wikipedia.org/wiki/Advanced_Microcontroller_Bus_Architecture> interface, tasks can be offloaded to the Programmable Logic (PL) that require extensive processing power.

A few examples.
Bitcoin Miner: PS processes Ethernet and DDR buffering, PL performs the SHA256 hash.
[cid:image001.png@01D26DC2.54128AB0]
Video compression: PS processes Ethernet, PL performs H.264 compression.
[cid:image002.png@01D26DC2.54128AB0]

However before jumping to the full blown designs, small milestone designs need to be considered.

Some milestone design ideas.

l Template Designs: Hello World, IwIP Echo Server, Memory Tests

l Board Interfaces: LED/Toggle/QSPI/UART/TF/USB/DDR3/Ethernet/HDMI

l PS-PL Access: Fibonacci Number calculation using PL

[cid:image003.png@01D26DC2.54128AB0]

In order to get started, hardware infrastructure and knowledge ramp up is required.

First is the hardware infrastructure.

I picked up the MYIR Z-turn board because of the price performance.
It includes the Zynq XC7Z020 with larger PL resources for about $120.
[cid:image004.png@01D26DC2.54128AB0]

Next is the knowledge ramp up. Unfortunately the MYIR documentation and sample designs is rather lacking to say the least.
I am have tried to accumulate a list of training materials to learn more about SOC design to ramped up.

Xilinx Literature and Answer Records
https://www.xilinx.com/support/answers/51779.html

Zedboard:
http://zedboard.org/support/trainings-and-videos

Various Online resources.
http://www.googoolia.com/wp/
https://embeddedcentric.com/
http://svenand.blogdrive.com/
http://ece.gmu.edu/coursewebpages/ECE/ECE699_SW_HW/S15////<http://ece.gmu.edu/coursewebpages/ECE/ECE699_SW_HW/S15/>
http://www.zynqbook.com/
microzed_chronicles : http://adiuvoengineering.com/
http://www.cse.unsw.edu.au/~cs4601/16s1/labs/custom-ip-lab.pdf?bcsi_scan_59a6d5fc4071e78b=0&bcsi_scan_filename=custom-ip-lab.pdf

This e-mail (including any attachments) is private and confidential, may contain proprietary or privileged information and is intended for the named recipient(s) only. Unintended recipients are strictly prohibited from taking action on the basis of information in this e-mail and must contact the sender immediately, delete this e-mail (and all attachments) and destroy any hard copies. Nomura will not accept responsibility or liability for the accuracy or completeness of, or the presence of any virus or disabling code in, this e-mail. If verification is sought please request a hard copy. Any reference to the terms of executed transactions should be treated as preliminary only and subject to formal written confirmation by Nomura. Nomura reserves the right to retain, monitor and intercept e-mail communications through its networks (subject to and in accordance with applicable laws). No confidentiality or privilege is waived or lost by Nomura by any mistransmission of this e-mail. Any reference to "Nomura" is a reference to any entity in the Nomura Holdings, Inc. group. Please read our Electronic Communications Legal Notice which forms part of this e-mail: http://www.Nomura.com/email_disclaimer.htm